

SR5010 Timing/Control Module for SR5000

- Up to 50 MHz Data Rates
- Stimulus / Response / Real-Time Compare
- Powerful Dual-Processor Architecture
- Store Up to 32 Different Test Programs
- 64K Vector Depth
- Expandable to 640 Inputs and 640 Outputs
- RAM-Backed and Algorithmic Pattern Generation
- Multilevel Triggering and Advanced Logic Analysis
- Data Formatting with Programmable Edge Placement
- Message-Based Commands for Easy Test Program Development
- A32 / D32 Binary Transfer for High-Speed Test Program Download
- Conditional Pattern Looping and Branching for Real Time Test Sequence Control

The SR5010 module has a dual processor architecture that is optimized for digital testing .. a System Processor and a Control Processor. The System Processor provides the VXI Bus message-based interface to the Slot-0 Controller. The Control Processor is the real-time digital test engine controlling the conditional test branching, looping, sequencing and logic analysis trigger evaluation.

VXI Bus Interface

Based on the IT9010M industry standard VXI bus interface chip, the SR5000 meets the requirements of VXI Bus Specification Versions 1.3 and 1.4. The SR5010 VXI bus interface receives message-based commands from the Slot-0 Controller, then becomes the VXI Bus Master to pass test parameters and data to the SR5000 I/O modules. The System Processor provides the command power for the SCPI-syntax word serial command structure.

Real Time Digital Testing


The 50 MHz Control Processor provides real time control of the test pattern sequence by controlling nested looping and conditional branching. This capability allows the SR5000 to generate stimulus patterns to the UUT, analyze the UUT response patterns, and determine the next test pattern based on test conditions such as expected response pass/fail, loop count, external input flags, response trigger qualifiers, etc.

Powerful Macro Commands Control Test Execution and Data Analysis

Stimulus pattern and response compare sequencing is controlled through a Test Program Macro Command language. The test program language contains over 100 macro command combinations to control the test sequence. All this digital testing capability is performed at full test speed and in real time, therefore, off-loading your Slot-0 Controller from extensive response data analysis.

High Performance Response Logic Analysis

The Record capability of the SR5000 is similar to that of an advanced logic analyzer. For simple logic analysis and recording, Trace Macro Commands allow you to quickly and easily program pre-trigger, center-trigger, and post-trigger conditions. The Advanced Trace Macro Commands provide a higher level of logic analysis performance by providing 16 Trigger Sequences. Each Trigger Sequence can trigger on any combination of up to 8 Response Qualifier Trigger Words. When trigger conditions are met, the trigger action can determine whether UUT response data or UUT compare error data will be recorded to memory.





SR5010 SPECIFICATIONS*

CPU:

System Processor Control Processor Motorola 68EC030 @ 25 MHz 50 MHz Custom Gate Array

Internal Clock:

Range Resolution Data Output Jitter 2.2 ms to 20 ns, 400 Hz to 50 MHz ≤ 0.005% 10 MHz reference jitter + 100 ps (short term RMS)

External Clock:

Range Pulse Width Active Edge Input Voltage Input Threshold Input Impedance DC to 50 MHz 10 ns, minimum Rising or falling -5.0 to +10.0 volts -5.0 to + 4.99 volts in 20 mV steps 1M ohm

External 10 MHz Ref Input:

Input Coupling Input Signal Waveform Input Voltage Level Input Impedance Capacitor coupled Square to sine wave 1-5 V p-p High impedance

External Trigger Input:

Active Level Input Voltage Input Threshold Input Impedance High or low -5.0 to +10.0 V -5.0 to + 4.99 V, in 20 mV steps 1M ohm

External Gate Input:

Active Edge Input Voltage Input Threshold Input Impedance Rising or falling -5.0 to +10.0 V -5.0 to + 4.99 V, in 20 mV steps 1M ohm

External Input Flags:

Receiver Type Number Active Level Input Voltage

Input Impedance

74ACT244 Eight High or low Vil = ≤ 0.8 V Vih = ≥ 2.0 V 10k ohms

Clock Output:

Driver Type Output Level Duty Cycle Output Termination 74F244 TTL 50% 50 ohm, series

VXI Specifications

Interface Compatibility:

Type Revision Size Configuration Interrupt Level Triggers Memory Message-based, bus master / servant 1.3 and 1.4 C-size, single slot Static Programmable 1-7 TTLTRG 0-7 1 MB VME A32 / D32 / D16 / D8

Power Requirements:

| +5.0 volts | 5.5 A | 27.5 W |
|-------------|-------|----------------|
| -5.2 volts | 0.8 A | 4.16 W |
| +12 volts | 0.2 A | 2.40 W |
| -12 volts | 0.2 A | 2.40 W |
| -2.0 volts | 0.2 A | 0.40 W |
| | | |
| Total Power | | 36.86 W (max.) |
| | | |

Cooling Requirements:

Per-slot Average Airflow 37 W (max.) 3L / sec @ 0.20 mm water pressure for 10° C temperature rise

Storage = -40° C to +75° C

Operating = 0° C to +45° C

5% to 95% relative, non-condensing

Environmental Specifications:

Temperature Humidity

Weight:

Weight

Approx 3.0 lb

Software Drivers:

National Instruments National Instruments LabView LabWindows/CVI

* Specifications subject to change without notice.